A 6-bit Fully Segmented Current Mode DAC in RIT 2μm Process


This paper describes a high relatively high performance DAC designed in the RIT 2um process. The DAC is a traditional fully segmented architecture. It has 6 bits of resolution and operates at up to 20MHz at an operating voltage of 5V. Please find the paper attached below.

DAC_term_paper.pdf521.74 KB

Post new comment

The content of this field is kept private and will not be shown publicly.
This question is for testing whether you are a human visitor and to prevent automated spam submissions. Thanks.
Copy the characters (respecting upper/lower case) from the image.